6

6



В

VEERMATA JIJABAI TECHNOLOGICAL INSTITUTE

[Central Technological Institute, Maharashtra State]
Matunga, Mumbai-400 019

SEMESTER EXAMINATION			May 2013	DATE OF EXAM	20/5/2013		
SEMESTER & PROGRAM			IV S. Y. B. Tech	TIME	1.30PM - 4.30	PM	
TIME ALLOWED COURSE (Course Code) :			(Computer) 3 HRS. CO0206- COMPUTE MAINTENANCE	MARKS R ORGANIZA T			
Instru	ıctior	2. Figures to the	are compulsory. Interr e right indicate full mar is of individual question	ks.	9-12 2 19-		
Q.1		All the following obj	ective questions are	compulsory.			
	a.	List & briefly define th	e possible states that	define an instruc	ction execution.	4	
- 6	b.	What are the four main components of any general purpose computer?					
	C.	What general categories of functions are specified by computer instructions?					
	d.	What types of operands are typical in machine instruction sets?					
	е	What are the two bas	ic tasks of control unit		*	2	
f The size of a block in Directly Mapped cache is 1024 bytes and the numb lines in the cache is 64. What would be the size of the cache.						2	
	g	How would you interpret the following control signal:					
¥ v	C5= \overrightarrow{P} \overrightarrow{Q} T2+ \overrightarrow{P} . Q. T2, where P , Q $\textcircled{1}$ 0,0 \rightarrow Fetch, 0,1 \rightarrow Indirect, 1,0 \rightarrow Execute, 1,1 \rightarrow Interrupt cyc						
	h	Write the micro-opera	ations for Indirect cycle).		2	
0 2	i	List any 4 motherboa	ard fault symptoms.			2	
Q.2	a.	Explain virtual memo	ory concept with referen		segmentation	10	
¥ X		Discuss different parallel computer structures					
	b.	Explain Booth's algorithm with flowchart & example					
Q3		Attempt all the sub-questions.					
						0	

Draw the motherboard Logic diagram in a single board microcomputer

1) Clock Logic 2) Reset Logic 3) Ready Logic.

With appropriate diagrams explain any 2 of the following in 8284 clock generator

		Explain the Idle and Active	6
	С	With a diagram explain the motherboard DMA Logic. Explain the Idle and Active Cycles in 8237 DMA Controller.	
Q4		Attempt any 3 from the following sub-questions	_
	Α	Name any 4 approaches of dealing with conditional branches. Name the various techniques in branch prediction. Draw the Branch Prediction flowchart.	7
	В	Define Instruction Cycle Code (ICC). Explain control signals and data paths with a diagram relevant to suitable micro-operations of your choice.	7
	С	Draw the horizontal microinstruction format. How is a microinstruction interpreted? Draw a diagram of the organization of control memory.	7
	D	Name the 3 micro-instruction sequencing techniques. Explain any one with suitable diagram.	7
		Sultable diagram.	
Q5		Attempt any 3 of the following sub-questions	_
	А	techniques in device identification that cause interrupts and say	7
	В	Define 1) Stripe 2) Strip in RAID Systems. Explain the Winchester disk format with appropriate diagram.	
	C	Design the chip logic block diagram for 16M	В 7
		the 4 main reasons memory references tend to cluster? What are spatia	al 7

4.